Contact ACT Partners

Digital ASIC Design Engineer

Description:
Synthesis, VHDL, Static Timing Analysis, Place and Route, DSP circuit design, Communication Signal Processing, Matlab, C /C++ BSEE MSEE Preferred

Primary Skills: Veriolg RTL And Test Bench Design

Rate: DOE

Job Type: Permanent

NumberOfOpenings: 1

Location: Irvine

Apply Online | Send To A Friend | Print This Page



Home \| Articles \| News Links \| Market Trends \| Business Templates \| Useful Articles \| Relocation Resource Tools \| Association Links \| Networking Tools \| Search Jobs \| Apply Online \| Our Philosophy \| Client List Service Offerings \| Recruiting Strategies \| Submit A Job \| Our Promise \| Testimonials \| Resume Writing \| Interviewing Negotiating \| Salary Info \| Cost Of Living \| Submit Resume \| Contact ACT \| Partners 400267 hits from 49499 visitors since 9/1/2005 ACT Search 25492 Hillsboro Dr Laguna Niguel, CA 92677 Phone: 949-365-9090 Fax: 949-365-9191 Email: weact4u@actsearch.com